


F I G. 2

RECORDING DATA	1	1	1	1	0	1	0	1	
BIT FORMED BY MARK POSITION RECORDING METHOD	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$		$\bigcirc$		$\bigcirc$	
BIT FORMED BY MARK EDGE RECORDING METHOD									


F I G. 7




HOST COMPUTER → CONTROLLER က ENCODER DECODER VITERBI SG S R 1,2 Z [K] က 1 4 0 CLOCK OUTPUT CONTROL F I G. A/D D C K E LPC 금 0 S AMPL IF IER → AMPLIFIER တ ۲. ا **☆** വ Ю


F I G. 4







F I G. 5







F I G. 6





4





F I G. 12

MS	V M
0 0	VMOO
0 1	V M O 1
1 0	VM 1 1
1 1	VM 1 0

F I G. 13

VMD	VM	DECODE DATA VALUE
0 0	0 0 0 1	O 1
0 1	1 1	О
1 1	1 1 1 0	. O 1
1 0	0 0	0